PATENT APPLICATION

Sheet 1 of 1

										
FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)					ATTY. DOCKET NO. 200208752-1		PLICATION NO.	CONFIRMA	TION NO	
					APPLICANT	10,	10171700			
					Benjamin J. Patella, et al. FILING DATE GROUP					
							2816			
REFERE	NCE	DESIGNATION	U.S. PA	ATENT	DOCUMENTS					
EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE		NAME	Rel	Pages, Column evant Passages			
M	1A	20 02/013009 ,5	09-19-2002	Jes	Jesephson et al.		713/400			
1/2	1B	6,509,788	,509,788 01-21-2003 Naf		ffziger et al.		327/548			
	1C	6,489,834	12-03-2002	Naf	fziger et al.		327/5	34		
	1D									
	1E	6,804,793								
	1F					_	·- ·· <u>-</u>			
	1G									
	1H			4						
	11				\					
	1J			- -						
	1K	<u> </u>	L/							
			FOF	REIGN	PATENT DOCUME	ENTS				
		DOCUMENT NUMBER	PUBLICATION DATE		ME OF PATENTEE OR APPLICANT		Pages/Columns/Lines Where Relevant Passages/Figures Appear		Check if Translation attached	
	1L									
	1 M								<u> </u>	
	1N				\times				<u> </u>	
	10			_/						
	1P								<u> </u>	
		OTHER REF	ERENCES (includia	ng Au	thor, Title, Date, Po	ertinent	Pages, etc.)			
m	10	Dhar, S., et al Voltage Scalir	Dhar, S., et al., "Low-Power Digital Filtering Using Multiple Voltage Distribution and Adaptive Voltage Scaling," International Symposium on Low Power Electronic Design, (2000), pp. 207-209.							
m	11		Chandrakasan, A., et al., "Design of High-Performance Microprocessor Circuits," IEEE Press, (2001), pp. 120, 128.							
V	1:	S Kuroda, T., et Design," IEEE	Kuroda, T., et al., "Variable Supply-Voltage Scheme for Low-Power High Speed CMOS Digital Design," IEEE Journal of Solid-State Circuits, Vol. 33, No. 3, (March 1998), pp. 454-462.							
EXAMI	NER	My			DATE CONSIDER	æ	3/31/05			

Rev 05/03 (PTO1449)